|  |  |
| --- | --- |
| **1.** | A computer wishes to interface 1 KB memory with 128B memory modules. If there has 10 lines for using then how many lines are required for addressing and decoding? Explain the memory map with CPU addressing connection figures.  Total no of lines=10.  Total no of memory chips= 1 KB/ 128B = 8  So, we need a 3\*8 line decoder.  Total no of decoding line = log28 = 3  Total no of addressing line = log2128 = 7 |
|  |
| **2.** | A Computer wishes to interface 512B memory with 128B memory modules. If there has 10 lines for mapping and A9remains unused then how many lines are required for addressing and decoding? Explain the memory map with decoding figures. |
|  |

Total no of lines=10.

Total no of memory chips= 512KB/ 128B = 4

So, we need a 2\*4 line decoder.

Total no of decoding line = log24 = 2

Total no of addressing line = log2128 = 7

